Astera Labs Announces Broad Availability of Aries Smart Retimers for PCIe® 4.0 and 5.0 Interconnects; Launches Cloud-Scale Interop Lab

Astera Labs partners with key cloud service providers, server and storage vendors to deliver robust PCIe® 4.0 and 5.0 Smart Retimer solutions that are ready for cloud-scale deployment

SANTA CLARA, Calif.–(BUSINESS WIRE)–Astera Labs, a pioneer in connectivity solutions for intelligent systems, today announced that its Aries Smart Retimers designed to PCI Express® (PCIe®) 4.0 architecture (PT4161L) have entered mass production while Aries Smart Retimers designed to PCIe 5.0 architecture (PT5161L) are actively being sampled with strategic customers.

“Production release of PT4161L x16 PCIe 4.0 Smart Retimers and active sampling of pin-compatible PT5161L x16 PCIe 5.0 Smart Retimers is a critical milestone for the industry, clearing the way for wide deployment of PCIe solutions,” said Jitendra Mohan, CEO, Astera Labs. “Alongside our products, we are unveiling our Cloud-Scale Interop Lab service which provides the necessary testing infrastructure to our customers to ensure seamless interoperation and robust designs of their PCIe 4.0 and PCIe 5.0 systems.”

Aries Smart Retimers are the industry’s first pin compatible PCIe 4.0 and 5.0 retimer upgrade solution with successful deployment at multiple cloud and server OEMs, and interoperability testing alongside leading CPU, GPU and end point vendors. For further product and purchasing details, visit www.asteralabs.com/products-services/.

Supporting Quotes

“QCT understands that higher-bandwidth, lower-latency PCIe 5.0 and 4.0 interconnects are essential for cloud-optimized solutions to run specialized workloads, such as artificial intelligence and machine learning,” said Mike Yang, President, Quanta Cloud Technology (QCT). “QCT is leading the way to solve these next-generation datacenter design and operation challenges, and we are excited to partner with Astera Labs on purpose-built PCIe Smart Retimer solutions.”

“We are pleased to collaborate with Astera Labs using our industry-leading manufacturing techniques to deliver Aries Smart Retimers to market,” said Bradford Paulsen, Senior Vice President of Business Management, TSMC North America. “We look forward to quickly satisfying the massive customer demand for their cloud-optimized connectivity solutions.”

“PCIe 5.0 technology is critical to the next-gen device interconnect and acceleration of heterogenous compute architectures,” said Michael Hall, Director of Technology and Ecosystem Enabling at Intel. “Enterprise-class PCIe 4.0 and 5.0 retimer solutions that interoperate with Intel platforms, such as Astera Labs’ Aries Smart Retimers, are instrumental to the enablement of high-performance standard PCIe 5.0 interconnect across the entire ecosystem.”

“As a PCI-SIG® member, Astera Labs has been a contributor to the advancement of our specifications with its expertise of PCIe retimer technology,” said Al Yanes, PCI-SIG Chairman and President. “It is great to see Aries Smart Retimers broadly available to system developers, which will enable rapid PCIe 4.0 technology and PCIe 5.0 technology ecosystem expansion.”

Astera Labs Unveils New Cloud-Scale Interop Lab with Ecosystem Partners

Astera Labs has launched its Cloud-Scale Interop Lab as an ongoing collaboration with industry partners, so customers can design with confidence, reduce development time and trust that integration of Aries Smart Retimers will be seamless and straightforward.

Cloud-Scale Interop Lab Resources:

Supporting Quotes

“Samsung is driving storage performance boundaries with its PCIe 4.0 PM1733 and PM1735 SSD solutions, which deliver cutting-edge memory capabilities to address today’s enterprise data demands,” said Hangu Sohn, vice president of NAND Memory Planning, Samsung Electronics. “The Cloud-Scale Interop Lab from Astera Labs helps ensure seamless interoperability within the latest PCIe 4.0 systems and verifies that the resulting connection can handle the rigors of enterprise operation.”

“PCIe 4.0 technology can help remove storage performance bottlenecks for next-generation data center applications and use cases, and we’re excited to take part in Astera Labs’ Cloud-Scale Interop Lab to support Aries Smart Retimers for enterprise PCIe 4.0 system designers,” said Richard New, vice president of research, Western Digital.

About Astera Labs

Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards and services to enable robust PCIe technology connectivity. Partnering with leading processor vendors, cloud service providers, seasoned investors and world-class manufacturing companies, Astera Labs is helping customers remove performance bottlenecks in compute-intensive workloads. For more information about Astera Labs including open positions, visit www.AsteraLabs.com.

About PCI-SIG

PCI-SIG is the consortium that owns and manages PCI specifications as open industry standards. The organization defines industry standard I/O (input/output) specifications consistent with the needs of its members. Currently, PCI-SIG is comprised of over 830 industry-leading member companies. To join PCI-SIG, and for a list of the Board of Directors, visit www.pcisig.com.

Disclaimer and Notice

Any description or statement contained within this press release regarding PCI-SIG specifications in relation to any specific products or software does not constitute an endorsement by PCI-SIG of any such products or software, including whether such products or software meet, conform to, or are compliant with any PCI-SIG specifications. PCI Express and PCIe are trademarks or registered trademarks of PCI-SIG.

Contacts

Joe Balich

astera@nereus-worldwide.com